Other Parts Discussed in Thread: ADS1202
I have several questions about the AMC1203. Can you help me to explain them ASAP?
1. Whether the OSR in the AMC1203 document is the same concept as the decimation ratio in the sinc3 filter?With 256?
2. Is the decimation ratio the divider factor of MCLK clock?
3. Combining the ADS1202 with an FPGA Digital Filter for Current Measurement in Motor Control Applications
In this document, the Sinc3's filter(designed by FPGA) bus output bandwidth is 25 bits. The question is how is the result of the final output corresponding to a 16-bit sampling resolution (AMC1203 written document is a 16-bit resolution)?
About the third question, in the document Combining the ADS1202 with an FPGA Digital Filter for Current Measurement in Motor Control Applications, the final output data CN5 is 25(which can be found in VHDL program), but in the recent VHDL (slac055) download file, CN5 is 24.
In slac055 : When the decimation ratio is 256, pick the higher 16 bits as the output value, so I want to ask what we should choose for CN5.25 bits or 24 bits?