This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS54J40: ADS54J40 JESD204B LINK

Part Number: ADS54J40

DEARS.

Development has been completed on the ADS54J40.

Sometimes JESD204B LINK hangs during field test.

Why is JESD204B LINK broken?

I want to check with PRBS TEST.

How to set PRBS test in JESD204B Test Patterns in ADS54J40?

Thank you.

  • Hi Henry,

    I've forwarded your question to a device expert, and we'll get back to you soon.

    -Chloe
  • Henry,

    The only test patterns that are available are in the JESD Digital Page 6900h, address 0x02h. I suggest you run the 12 octet RPAT pattern when this occurs. When the link hangs, what errors are reported by the FPGA? Are you meeting the proper timing for SYSREF (setup and hold time, common mode voltage)? Is the SYNC held low by the FPGA or toggling in this situation? What does it take to recover?

    Regards,

    Jim