Hi,
We will use the FPGA's LVDS driver to drive SYSREF.
The output characteristics of this driver are 1.25V common mode voltage and 0.25 ~ 0.6V differential swing.
I realized in past thread that this circuit requires an external termination resistor.
Is coupling capacitor also necessary? (Because SYSREF has internally 0.9V-bias)
Regards.