Hello,
I am using the DAC3282 Evaulation module with Xilinx's SP605 Spartan 6 SP605 board via the FMC-DAC Adapter rev D. I have gotten to point of getting an output from the DAC EVM into a Spectrum analyzer. I use the DAC3282 GUI software to configure the DAC-EVM.
I use a waveform generated with Matlab of varying frequencies hard-coded into my VHDL code with a select statement. I believe my sample frequency is 76.8Mhz or one half my Data Clock. One test frequency uses 4 samples per period, giving a single tone at 19.2Mhz. The resulting spectrum looks just about correct, however there is a large amount of harmonics of 4.8MHz, most of which are only 20dB down from the desired tone. If I use a lower frequency, the desired tone becomes indistinguishable from the harmonics.
My frequency settings are as follows:
Mod Ref In Div: 8 -> 76.8 MHz
Dac Clock DIV: 4 -> 153.6MHz
FIFO OSTR div: 64 ->9.6MHz
TSW3100 (FPGA) clk div: 4-> 153.6MHz
Test Port div 8-> 76.8MHz
I have tried a few different divisions for the OSTR signal and the FPGA clk but this is the configuration i believe to be correct. I read a FIFO collision flag in the GUI, but I am unsure of what could be causing collisions.
I have seen requests for HDL for various devices, if reference material exists for the DAC3282 EVM that would helpful.
Any help would be appreciated,
-Jayme