This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CCS/DLPD4X00KIT: DLPD KITS with DLP7000UV (DMD) FPGA pattern generation code

Part Number: DLPD4X00KIT

Tool/software: Code Composer Studio

  CASE pattern1 IS -- pattern is split up to decrease loading
        WHEN "000" => -- single pixel box

        WHEN "001" => -- Thin vertical lines
                      IF pgen_row_q1(0) = '1' THEN
                              douta_temp1 <= x"A5A5A5A5A5A5A5A5" AFTER 1 PS;
                              doutb_temp1 <= x"5A5A5A5A5A5A5A5A" AFTER 1 PS;
                              doutc_temp1 <= x"A5A5A5A5A5A5A5A5" AFTER 1 PS;
                              doutd_temp1 <= x"5A5A5A5A5A5A5A5A" AFTER 1 PS;
                      ELSE
                              douta_temp1 <= x"6969696969696969" AFTER 1 PS;
                              doutb_temp1 <= x"9696969696969696" AFTER 1 PS;
                              doutc_temp1 <= x"6969696969696969" AFTER 1 PS;
                              doutd_temp1 <= x"9696969696969696" AFTER 1 PS;
                      END IF;
        WHEN "010" =>
                      IF pgen_row_q1(4) = '0' THEN -- small checker boxes
                              douta_temp1 <= x"FFFFFFFFFFFFFFFF" AFTER 1 PS;
                              doutb_temp1 <= x"0000000000000000" AFTER 1 PS;
                              doutc_temp1 <= x"FFFFFFFFFFFFFFFF" AFTER 1 PS;
                              doutd_temp1 <= x"0000000000000000" AFTER 1 PS;
                      ELSE
                              douta_temp1 <= x"0000000000000000" AFTER 1 PS;
                              doutb_temp1 <= x"FFFFFFFFFFFFFFFF" AFTER 1 PS;
                              doutc_temp1 <= x"0000000000000000" AFTER 1 PS;
                              doutd_temp1 <= x"FFFFFFFFFFFFFFFF" AFTER 1 PS;
                      END IF;

This is the pattern generation code that I extracted from the FPGA code file. For this one, I can't find any pieces of information for pattern "000", "001", and "010", etc.

Is this a specific code for a specific pattern? What is this stands for? 

Sincerely,