• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 250 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

SN65DPHY440SS: Software I2C controlled Reset for IC

SN65DPHY440SS: MIPI Signal Lane ordering for Layout routing

Anand Krishnan M1
Prodigy 140 points
Part Number: SN65DPHY440SS

Hi Team,

Please check the below the queries regarding this part

1. Is it possible to connect the Clock pin to any of the Data lane for ease of layout ordering ?

2. Can the Re-driver act as just a buffer like not boosting the signals instead pass as it is ?

Thanks and Regards

Anand 

  • 0
    TI__Guru**** 177676 points

    Anand

    1. Is it possible to connect the Clock pin to any of the Data lane for ease of layout ordering ?

    No, the DPHY440 being a retimer, the clock lane has to be connected to the clock

    2. Can the Re-driver act as just a buffer like not boosting the signals instead pass as it is ?

    There is no bypass mode in DPHY440.

    Thanks

    David