Part Number: SN65DP159
Hi,
Could you please let me know about OE pin? Will all of register be cleared when OE pin set to L (Power-down mode)?
Regards,
Nagata.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: SN65DP159
Hi,
Could you please let me know about OE pin? Will all of register be cleared when OE pin set to L (Power-down mode)?
Regards,
Nagata.
Nagata-san
When the SNx5DP159 is put into a power down state using the OE pin the I 2C registers are cleared. Please note the TMDS_CLOCK_RATIO_STATUS bit will be cleared in all power down states. If cleared and HDMI2.0 resolutions are to be supported, the SNx5DP159 expects the source to write a 1 to this bit location. If this does not happen the PLL will not be set properly and no video may be evident.
Thanks
David