Other Parts Discussed in Thread: DP83847
Dear team,
Hi, I have a few questions about the DP83826I device.
1.The DP83826I datasheet states this: Swapping the wires within the twisted-pair causes polarity errors. But, 100BASE-TX is immune to polarity problems because it uses MLT-3 encoding.
Can you tell me more about this? When MLT-3 encoding is used, I don't know the exact reason why there is no problem even if the polarity is changed and applied to the PHY chip.
2. We would like to inquire from RMII Slave Signaling image in datasheet page.33.
In RMII Slave Mode, it is known as "PHY can operate from a 50-MHz clock provided by the Host MAC".
However, looking at the image, it was confirmed that the MAC and PHY are bidirectionally connected to the "50-MHz Reference Clock" part.
It seems to conflict with the explanation above, which one is the correct one?
Thank you always for your replies ans hard work.