• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 227 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TFP410: TFP410 output image edge jitter

TFP410: In the single-ended clock input mode,Does IDCK+ need impedance matching?

Alon Chen
Intellectual 425 points
Part Number: TFP410

Hi,

 In the single-ended clock input mode,Does IDCK+ need impedance matching? How much should the PCB net impedance value be controlled?