This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83869HM: DP83869HM

Part Number: DP83869HM
Other Parts Discussed in Thread: DP83869

Hi,

We are using DP83869 chip in RGMII-SGMII mode. Block diagram is attached for your reference. RGMII is connected to MAC of XILINX MPSoC PS and the SGMII
interface goes via backplane to the ethernet switch (BCM53312). We are not able to achieve the communication from the board to LP.

Following experiments were carried out.
1. On writing REG(0xC00) = 0x0140 the link status is detected. On trying to ping, we could observe the packets reaching at the LP (using wireshark).
On further assessing at the switch, we could see that the packets were arriving at the SW from LP but wasn't reaching the Xilinx MPSoC MAC. Are we missing anything to be configured at 1000BaseFX side?
2. We have followed the register dumps mentioned in the link https://e2e.ti.com/support/interface-group/interface/f/interface-forum/1080094/dp83869hm-dp83869-in-rgmii-sgmii-mode-does-not-work-at-100m?tisearch=e2e-sitesearch&keymatch=RGMII%2525252520to%2525252520SGMII%2525252520bridge# but couldn't achieve much.
3. We forced 1000Mbps at Xilinx-MAC, TI PHY(Both RGMII and SGMII side), BCM53312 to Copper. There's no luck.

Would you please let us know if anything else can be tried?

  • Hi Tauro,

    I want to double check if my understanding is correct for a further debug. I am not sure if my understanding is correctly and please correct me if I am wrong:

    • You are able to detect a link up only up to DP83869 board? You are able to detect a link up from link-partner up to DP83869 board right?
    • You are able to detect the packets received in SW but wasn't able to detect any packets to PS?
    • Could you read the register 006E to see rather you are in RGMII-SGMII bridge mode? I wasn't able to open the link you provided so I cannot access your register dump.
    • Did you consider the Align and Shift mode for RGMII? Please refer to register 0x32?

    --

    Regards,
    Hillman Lin

  • reg=00 data=0140
    reg=01 data=794D
    reg=02 data=2000
    reg=03 data=A0F1
    reg=04 data=01E1
    reg=05 data=0000
    reg=06 data=0064
    reg=07 data=2001
    reg=08 data=0000
    reg=09 data=1300
    reg=0a data=0000
    reg=0b data=0000
    reg=0c data=0000
    reg=0d data=801F
    reg=0e data=2000
    reg=0f data=F000
    reg=10 data=5C48
    reg=11 data=AF02
    reg=12 data=0000
    reg=13 data=0440
    reg=14 data=29C7
    reg=15 data=0000
    reg=16 data=0000
    reg=17 data=0040
    reg=18 data=6150
    reg=19 data=4444
    reg=1a data=0002
    reg=1b data=0000
    reg=1c data=0000
    reg=1d data=0000
    reg=1e data=0012
    reg=1f data=0000
    reg=0x25 data=0000
    reg=0x2C data=141F
    reg=0x2D data=0000
    reg=0x2E data=0221
    reg=0x31 data=10B0
    reg=0x32 data=00D0
    reg=0x33 data=0000
    reg=0x37 data=0001
    reg=0x39 data=0000
    reg=0x3A data=0000
    reg=0x43 data=07A0
    reg=0x4F data=0146
    reg=0x6E data=0670
    reg=0x86 data= 0077
    reg=0x134 data=1000
    reg=0x135 data=0000
    reg=0x170 data=0C0F
    reg=0x180 data=0752
    reg=0x181 data=C850
    reg=0x182 data=5326
    reg=0x183 data=A01E
    reg=0x184 data=E976
    reg=0x185 data=19CF
    reg=0x190 data=0000
    reg=0x191 data=0000
    reg=0x192 data=0000
    reg=0x193 data=0000
    reg=0x194 data=0000
    reg=0x195 data=0000
    reg=0x196 data=0000
    reg=0x197 data=0000
    reg=0x198 data=0000
    reg=0x199 data=0000
    reg=0x1A4 data=0000
    reg=0x1A5 data=0000
    reg=0x1A6 data=0000
    reg=0x1DF data=0043
    reg=0x1E0 data=417A
    reg=0xC00 data=0140
    reg=0xC01 data=616D
    reg=0xC02 data=2000
    reg=0xC03 data=A0F1
    reg=0xC04 data=0020
    reg=0xC05 data=41A0
    reg=0xC06 data=0001
    reg=0xC07 data=2001
    reg=0xC08 data=0000
    reg=0xC18 data=0000
    reg=0xC19 data=0000

    Hi Hillman,

    I have attached the register dump of TI PHY for your reference.

    For your queries,

    1. We are able to detect link up from board to LP

    2. Yes, we are able to detect the packets received in SW but wasn't able to detect any packets to PS

    3. We tried Align and Shift at RGMII, result is still the same.

    Thanks,

    Derryl

  • Hi,

    --

    Regards,

    Hillman Lin