Hi,
I need to know how deterministic is the receive latency in the DP83TD510E component (10BASE-T1L PHY).
The description of RX_CLK in the datasheet (in MII mode) says that it is a “2.5MHz reference clock derived from the received data stream”.
Does this mean that the PHY aligns RX_CLK to the incoming data and, as a result, removes the delay uncertainty of up to 400ns (2.5MHz) which would otherwise be seen?
Thank you.