This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
I need to know how deterministic is the receive latency in the DP83TD510E component (10BASE-T1L PHY).
The description of RX_CLK in the datasheet (in MII mode) says that it is a “2.5MHz reference clock derived from the received data stream”.
Does this mean that the PHY aligns RX_CLK to the incoming data and, as a result, removes the delay uncertainty of up to 400ns (2.5MHz) which would otherwise be seen?
Thank you.
Thank you for your answer.
I have other question related to the latency of this component:
The timing table in the datasheet gives the maximum values of the latencies (MII to Cu (10M) = 750ns max, and Cu to MII (10M) =5100ns max), but not the minimum values.
Can you give me an idea of what those minimum values are?
I need to know the maximum variability of the sum of transmission and reception latencies; if I don't know the minimums, I have to assume that this variability can reach 5850ns, which is more than my design can support.
Thank you.
Hello,
Thank you for your reply. I will bring this to the team for discussion and will look to respond back to you by early next week.
Sincerely,
Gerome
Hello,
Apologies for the delay. We expect MII latency to be fixed ( Min = Max) while on other interfaces min and max latency expect to vary by 1 Clock cycle of 2.5MHz that is 400ns.
Sincerely,
Gerome