Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

  • State Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 340 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TLK10022 Link Aggregator and FPGA

Multiple TLK1501 connected by fiber to TLK10022 then connected to an FPGA

Mark Austin
Prodigy 10 points
Part Number: TLK10022
Other Parts Discussed in Thread: TLK1501, , TLK10081

I am planning the setup as shown and the communication will actually be both Tx and Rx between the TLK1501/TLK10022/FPGA.  This setup will be repeated 16 times with the same FPGA.  I am wondering if the FPGA transceiver will handle the 8B/10B communication automatically or I will have to write some custom interface to handle all the communication.  Would it be significantly easier to simply remove the TLK10022 and feed the TLK1501 serial stream into 64 different LVDS channels on the FPGA instead of using the 16 transceiver lanes?

  • 0
    TI__Mastermind 19235 points

    Hi Mark,

    Request noted. TI will plan on getting back to you soon on this request. Target by close of business this coming Monday USA Pacific Time.

    Regards,

    Rodrigo Natal

    HSSC Applications Team

  • 0
    TI__Mastermind 23677 points

    Hi Mark,

    I'm not sure whether the FPGA transceiver will automatically handle 8B/10B communication, but I think you should be able to find reference HDL on this since 8B/10B is so common.  Note that the TLK1501 encodes data as 8B/10B data, so you will need decoding capability on the FPGA regardless of whether or not you implement the TLK10022.

    If you have enough pins on the FPGA to remove the TLK10022 and feed in 64 LVDS channels, I might consider this.  I have found it quite challenging to bring up this device and due to its age, I don't have many additional resources beyond the datasheet that I can point you towards.

    Thanks,

    Drew

  • 0 in reply to Drew Miller1
    Prodigy 10 points

    So would you not recommend using the device due to its age?  Is there a different device I should use?

    I know the device is currently active but does TI plan to continue to keep the device active or are they going to discontinue production of it in the near future? 

    How much of a notice does TI give to vendors such as digikey to change the status from active to not recommended for new designs before the deice is no longer manufactured by TI?

  • +1 in reply to Mark Austin
    TI__Mastermind 23677 points

    Hi Mark,

    I'm not aware of any plans to discontinue production of the TLK10022.  Regarding how TI handles NRND and obsolescence, I would recommend reviewing TI's product life cycle.

    Product life cycle | Quality policies & procedures | TI.com

    Mark Austin said:
    So would you not recommend using the device due to its age? 

    Due to the device's age, there are not many resources I can leverage to support any issues that may occur in the implementation of the device.  In terms of another general purpose SERDES device, I am not aware of any comparable to the TLK10022 besides TLK10081.

    From a technical perspective, I am not aware of any issues with implementing what you proposed, although I would recommend reviewing the "Interleaving Methods" document included in the following E2E in order to ensure that you can implement one of these methods for lane ordering.

    (+) How to Config TLK10022 in four independent low speed channel - Interface forum - Interface - TI E2E support forums

    Thanks,

    Drew