Hi,
We have used TCA9800 as suggested by TI technical support team for pseudo-open drain configuration.

Kindly review the above design, and also please ensure whether the Side A(FPGA) and Side B(Slave) connections are correct.
Thanks
S Sathya shree
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
We have used TCA9800 as suggested by TI technical support team for pseudo-open drain configuration.

Kindly review the above design, and also please ensure whether the Side A(FPGA) and Side B(Slave) connections are correct.
Thanks
S Sathya shree
HI Sathya,
As Clemens stated, everything in the schematic looks good. Pullup resistors on A-side are present, decoupling caps on the supplies. Please make sure that no source of external or internal current are present on the B-side. This includes pull-up resistors on the B-side, or leaky ESD cells from another downstream device.
Regards,
Tyler