As I understand from the Pin description table, we need to pull VDD_SEL = LOW to have the 1V1 rail be internally generated.
However, the connection of VDD_SEL to 1.8V in Figure 8-4 of the datasheet, appears to contradict this.
Apologies if this is already covered in the Errata.
