• State Resolved
  • Locked Locked
  • Replies 6 replies
  • Subscribers 33 subscribers
  • Views 225 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

DS280DF810: SigCon Architect cannot work in demo mode

DS280DF810: How to configure dedicate channels using SigCon when generate firmware?

Zhao Zheng
Prodigy 20 points

Part Number: DS280DF810
Other Parts Discussed in Thread: DS250DF810

Hi Expert,

In the related question, I ecnountered configure 0-5 channels issue at one time.

see link as below:

(+) DS280DF810: SigCon Architect cannot work in demo mode - Interface forum - Interface - TI E2E support forums

I'd like to use 0-5 channels, 0-2 channels are Egress, 3-5 channel are Ingress.
In our hardware design, the SDA/SCL pins are connected with an external EEPROM.

Thanks,

Zhao

  • 0
    TI__Genius 9280 points

    Hi Zhao,

    Thank you for creating a new E2E thread. I will check if this is an EEPROM issue caused by the SigCon GUI and will get back to you after this weekend.

    Best regards,
    Greg

  • 0 in reply to Gregory Kobyakov
    Prodigy 20 points

    Hi Greg,

    I also confused by retimer's channel.

    Here is our design.

    Egress (Tx):  

    CPU --> Serdes_TX0_P ---> RX0P ---> TX0P ---> SFP1_25G_TX0_P (SFP+)

    CPU --> Serdes_TX0_N ---> RX0N ---> TX0N ---> SFP1_25G_TX0_N (SFP+)

    CPU --> Serdes_TX1_P ---> RX1P ---> TX1P ---> SFP2_25G_TX1_P (SFP+)

    CPU --> Serdes_TX1_N ---> RX1N ---> TX1N ---> SFP2_25G_TX1_N (SFP+)

    CPU--> Serdes_TX2_P ---> RX2P ---> TX2P ---> SFP3_25G_TX2_P (SFP+)

    CPU--> Serdes_TX2_N ---> RX2N ---> TX2N ---> SFP3_25G_TX2_N (SFP+)

     

    Ingress (RX):  

    CPU <-- Serdes_RX0_P <--- TX3P <--- RX3P <--- SFP1_25G_RX0_P (SFP+)

    CPU <-- Serdes_RX0_N <--- TX3N <--- RX3N <--- SFP1_25G_RX0_N (SFP+)

    CPU <-- Serdes_RX1_P <--- TX4P <--- RX4P <--- SFP2_25G_RX1_P (SFP+)

    CPU <-- Serdes_RX1_N <--- TX4N <--- RX4N <--- SFP2_25G_RX1_N (SFP+)

    CPU <-- Serdes_RX2_P <--- TX5P <--- RX5P <--- SFP3_25G_RX2_P (SFP+)

    CPU <-- Serdes_RX2_N <--- TX5N <--- RX5N <--- SFP3_25G_RX2_N (SFP+)

    Regarding of above, my question as below:

    1. Should i use 6 channels?  Channel 0/1/2 for Egress, and  Channel 3/4/5 for Ingress?
    2. After reworked the board, now we can write registers via smbus. Is there any reference?

    Thanks,

    Zhao

  • +1 in reply to Zhao Zheng
    TI__Genius 9280 points

    Hi Zhao,

    Each channel in the retimer can be configured independently, so the use of the 6 channels is up to your preference. By reference, are you referring to scripts for configuring the device registers for common applications? These can be found in the Programming Guide for the device.

    Best regards,

    Greg

  • 0 in reply to Gregory Kobyakov
    Prodigy 20 points

    Hi Greg,

    Thanks for your help. 

    I have prepared the code to configure registers. So i can debug the retimer once I get the board.

    Regards,

    Zhao

  • 0 in reply to Zhao Zheng
    TI__Genius 9280 points

    Hi Zhao,

    No problem. Please let me know if you have further questions once you get the board.

    Best regards,

    Greg

  • 0 in reply to Gregory Kobyakov
    Prodigy 20 points

    Hi Greg,

    Sorry for the later reply..

    I had completed the 25G feature development with I2C to enable DS250DF810 retimer.

    Now the ports are working well. Let me close the ticket.

    Thanks again!

    Zhao