• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 35 subscribers
  • Views 100 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83867CR: DP83867CRRGZ Does Not Establish Ethernet Link on Custom Board

Conor
Guru 15190 points

Part Number: DP83867CR

Hi,
 
We are using the DP83867CRRGZ on our custom board, but the Ethernet link does not come up when connected to a PC.
 
Current status:
- The 25 MHz clock is present at the XI pin.
- RESET_N and INT_PWDN are pulled up to 3.3 V.
- The PHY registers can be accessed through MDC/MDIO from Linux.
- The firmware is based on software that worked on a TI evaluation board.
- The PHY link status remains down.
 
The attached PDF contains:
- P1: Circuit schematic
- P2: 25 MHz clock waveform at the XI pin
 
Could you please review the attached schematic and advise on the following?
 
1. Is there any hardware issue that could prevent link-up?
2. Is it correct to leave VDDA1P8 pins 13 and 48 unconnected?
3. Is any additional register configuration required for this custom board?
 
Device: DP83867CRRGZ
MAC interface: RGMII
MagJack: HFJ11-1G41E-L12RL
 
Best regards,
Conor
  • 0
    TI__Mastermind 44975 points

    Hi Conor,

    It appears that PHY is alive and clocking appropriately from spotcheck. Can you please provide a dump of 0x0-0x1F and 0x6E and 0x6F? Note the last two are extended registers and need Reg 0xD/0xE 4 step process to access.

    It is okay to leave VDDA1P8 pins disconnected.

    I am curious if mirror mode is needed. Could you try and either strap with this or enable via registers?

    Sincerely,

    Gerome