• State Resolved
  • Locked Locked
  • Replies 6 replies
  • Subscribers 34 subscribers
  • Views 802 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS34RT5110 - DVI/HDMI Dual Link and Single Link

Hirotaka Matsumoto
Guru 27585 points
Other Parts Discussed in Thread: DS34RT5110


Hi all,

Would you mind if we ask DS34RT5110?
At first please refer to the attached file.

1856.Attached file.pdf

<Question1>
-DVI output-
  Our customer would like to switch DVI Dual Link or Single Link using TS3DV642-2.
  Is this construction avilable to use Dual Link and Single Link?
  -There is no de-skew in DS34RT5110, so we guess that the CLK signal and other signals(TMDS0-5) may have
    miss-sampling.
  -DS34RT5110-1 and -2 can sample each input data at the same time, it is no problem, or not?

<Question2>
-DVI input-
  Our customer would like to use same DVI connector to switch DVI Input and DVI output.
  To begin with, we cann't judge whether these structions can realize our customer's request.
  Please let me know us it.
  And If this struction is avilable, the clock signal is divided. Is it required Clock Buffer to divide signals?
   
We need your help.

Kind regards,

Hirotaka Matsumoto

  • 0
    TI__Expert 3175 points

    Hi Matsumoto San,

    We are looking into this, someone will respond to this post soon.

    Regards,

    TK Chin

  • 0 in reply to T.K. Chin
    TI__Guru* 93670 points

    Matsumoto_San,

    As your block diagram indicates, DS34RT5110#1 is in clock bypass but the device retimes the TMDS signals. On the other hand, the 2nd device retimes the clock and the TMDS signals. As you indicated there is no de-skewing done by DS34RT5110 but I believe   the HDMI receiver has a long de-skewing FIFO so I do not think this would be a problem. Please make sure the receiving HDMI device does de-skewing.

    DS34RT5110 can each one sample data(Mode=0). As it relates to the DVI input, I believe we should use clock buffer to drive the two TMDS receivers.

    Regards,,nasser  

  • 0 in reply to Nasser Mohammadi
    Guru 27585 points

    Hello Nasser san,

    Thank you for your prompt updata!

    We'd like to confirm in case of using single link.
    2438.Attached file1.pdf

    <Q1>
    DS34RT5110#1 is in clock bypass but the device retimes the TMDS signals.
    On the other hand, the 2nd device retimes the clock and the TMDS signals.

    Please lert know us the reason which DS34RT5110#1 does not retime the clock and the TMDS signals.(Only retiming TMDS signals)

    <Q2>
    We understand that we should use clock buffer to drive the two TMDS receivers.
    So,  especially, do you have any important points to choose clock buffer?

    Kind regards,

    Hirotaka Matsumoto

  • 0 in reply to Hirotaka Matsumoto
    TI__Guru* 93670 points

    Masumoto-San,

    1). Thanks for sending the new block diagram. Would it be possible to use a clock buffer on DVI output so we can have clock to both DS34RT5110#1 and DS34RT5110#2 devices? This way there is less delay/less skew between the TMDS signals from the DS34RT5110 devices.

    2). When you use clock buffer please make sure the output traces are matched(impedance and length wise).

    Regards,,nasser

  • 0 in reply to Nasser Mohammadi
    Guru 27585 points

    Hello Nasser san,

    Thank you for your reply.

    We'd like to confirm that one point.
    In our new block diagram(about DVI output), if we insert the clock buffer, where should we insert one?
    Our imagination is following;(So is our recognition correct?)
    8322.Comfirmation.pdf

    Kind regards,

    Hirotaka Matsumoto

  • 0 in reply to Hirotaka Matsumoto
    TI__Guru* 93670 points

    Matsumoto-San,

    Your understanding is correct.

    Regards,,nasser