This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Our testing lab is going to do some Ethernet physical layer testing.
They will follow the instructions in below:
http://cdn.teledynelecroy.com/files/manuals/qualiphyenetmanual.pdf
This is the first time our product do this kind of testing, we're lacking knowhow in the area.
We think that you might have some clue for us that to fulfill with the conformance testing which functions should be enabled by PHY driver.
e.g. pseudo random mode.
I could only get something related with conformance test, Jitter and Eye diagram in following notes
http://www.ti.com/lit/pdf/snla091
There has no detail setup for the corresponding registers.
From the SW&Tool part, there is only driver for Linux.
No specific source code for measurement.
It seems that we could not find accurate information in this area from TI open documents.
It's appreciated that you could help us supply some testing list and driver source code(application notes) accordingly.