• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 32 subscribers
  • Views 420 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

HD3SS215: schematic review

Shu-Cheng LIN
Guru 11785 points
Part Number: HD3SS215

Hi Sirs,

Could you help review our schematic on HD3SS215?

2350.2.output-new.pdf

Any suggestion are welcome.

Thanks!!

  • 0
    TI__Expert 5455 points
    Hello Lin

    I took a look at your schematic and almost everything looks correct, but the problem that I can see is about of the selection of the channel. In case of AUX_SEL, you must have the opportunity to change the value on this pin (the same for DX_SEL), because with the combination of both pins you can change the channels selected. Another thing is about the bypass capacitors, for each Vdd pin, you have to have a couple of capacitors (one .1uF and one .01uF). The pull-ups that we recommend are 2k for DDC channel.

    Regards
    Francisco