Hello E2E,
I have two questions. Please see the attached file.
1;
When during rise up the Vcc, if there is clock input to SCL0, is this device can't operating for normally?
2;
If input clock does not conform to the I2C standard (CLK_Low less than 0.5usec), is this device can't operating for normally?
Regards,
ACGUY