Because of the holidays, TI E2E™ design support forum responses will be delayed from Dec. 25 through Jan. 2. Thank you for your patience.

  • State TI Thinks Resolved
  • Locked Locked
  • Replies 5 replies
  • Answers 3 answers
  • Subscribers 33 subscribers
  • Views 647 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS91M040: M-LVDS DRIVER INTERFACE TO CPLD

SHIJU R
Prodigy 200 points
Part Number: DS91M040

Hi,

 Iam designing a back plane for my system,In back plane i am using a CPLD for some logic realizations.the reference clock to the CPLD is decided route from the M-LVDS Driver (Point-point only).

as shown in the figure M-LVDS Tranceiever side coupling capacitors and termination resistor are there,so i want to use it as a driver only,Whether in receiver side(cpld)  can i provide the coupling capacitors and termination resistor(100 OHM).any issue will be there??? how can I design the path for the LVDS CLCOK from DS91M040 to CPLD. kINDLY SUPPORT ME.