• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 33 subscribers
  • Views 453 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TFP401: DVI sink compliance impossible with intrapair skew?

TFP401: How to simulate sink compliance?

Sjoerd Op 't Land
Prodigy 185 points
Part Number: TFP401

Dear sir/madam,

As you might have gathered from other, earlier posts, we are looking to thoroughly demonstrate the compliance of our HDMI/DVI products that use TI interface ICs. Our first step is rational (theoretical) design.

However, simulation and measurement are essential checks if the theoretical analysis also holds in practice. In particular, we are trying to perform a TFP401 signal integrity simulation. We have found an IBIS model on this forum, but how should we evaluate the signals at the IC pins? For example, we could construct a data eye mask based on section 7-7, but what data jitter is acceptable (eye width)? Similarly, there is a clock jitter requirement, but what amplitude does that signal need to have? Does the jitter spectrum (of clock and data) matter?

A lot of questions, but in brief: how to set-up reliable (representative) signal integrity criteria for the TFP401? How did you do it yourself?

Thanks in advance,
Sjoerd Op 't Land

  • 0
    TI__Mastermind 35130 points
    Hi Sjoerd,

    Compliance was tested per the DDWG procedures on actual silicon with the DVI compliance test kit. Simulations were not run.

    Regards,
    I.K.
  • 0 in reply to Ikechukwu Anyiam
    Prodigy 185 points
    Dear I.K.,

    Thanks for your swift reply. From the datasheet, I would get the impression that the parameters are guaranteed on the IC pins, not on the connector. Am I overlooking something?

    Does this also mean that a simulation with an IBIS model is useless (as we don't know what compliance criteria to apply to the signals on the IC pins)?

    If all of this is correct, I gather that the only way to prove compliance of our layout is to prove that our layout is equal to or better the used DVI compliance kit. Right?

    What DVI compliance kit are you referring to? I cannot find mention of it in the DDWG standard.

    Thanks in advance,
    Sjoerd
  • 0 in reply to Sjoerd Op 't Land
    TI__Mastermind 35130 points
    Hi Sjoerd,

    It's not specified in the datasheet but for this device the measurements are defined to be taken at the connector. I believe this was so it could match the DVI spec. I don't have experience with using IBIS models so unfortunately am unable to comment on its usefulness in this situation.

    Sorry if this is not much help. The DVI compliance test kit used was a kit from Silicon Image, but I don't know if it's available anymore. It's really old and it's been years and years since anyone here used it, or has done any sort of compliance testing on this device.

    Regards,
    I.K.