• State
  • Locked Locked
  • Replies 3 replies
  • Subscribers 33 subscribers
  • Views 634 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

DS90UB933-Q1EVM: Connect UB954 with UB933, Qick Start setting for hard/software?

DS90UB933-Q1EVM: DS90UB933 will be link loss w/DS90UB954 when use external OSC mode

CHINGTE LU
Prodigy 50 points
Part Number: DS90UB933-Q1EVM

This's ChingTeLu;
We use DS90UB933+OAX0496+OV9706 w/12bits. RX board use DS90UB954 EVM board to access. It's fine when DS90UB933 set PCLK from imager mode. But It will be ink loss when DS90UB933 set external OSC mode? 
What's different setting between them? 

  • 0
    TI__Expert 5480 points
    Hi ChingTe,

    Did you make sure to change the MODE? You may have it strapped for PCLK. You will need to go to 0x03 [1] = 1 to enable register override of clock to PLL mode. Then go to register 0x35 [3] = 0 , [1] =1, [0] =1. ALso, in 12 bit mode, the pixel clock frequency divided down by the external oscillator frequency must be 1.5 . In external mode, GPO3 on SER is input for the clk and GPO2 is the output of divide by 2 clock which is fed to imager as reference clock. In PCLK mode, all 4 GPIOS are available.
  • 0 in reply to Sally Cheung95
    Prodigy 50 points

    Hi Sally, thanks your help. Sure, we put 10K/4.7K to make sure mode pin work in external clock mode. and put OSC 48MHZ-external clock @GPIO3, and then meaure GPIO2 output w/ 24MHZ, ISP PCLK works 72MHZ w/12bit now.

    1. We try to set 0x03 [1] = 1; 0x35 [3] = 1 , [1] =1, [0] =1, but it's fail link loss again.

    2. 954-933 will be link stable when we remove PCLK -72MHZ, why?

    3. Do we need to change any register setting by UB954?
    Please review DS90UB954 setting below, it's work fine when work w/ PCLK from imager mode (add external OSC 24MHZ to ISP );
    But link fail works w/external clock.

    # "FPD3_PORT_SEL RX1"
    WriteI2C(0x4c,0x12) # RX_PORT1 read / write
    # "enable pass through"
    WriteI2C(0x58,0x58) # enable pass through
    WriteI2C(0x5c,0x1A) # "SER_ALIAS_ID"
    WriteI2C(0x5d,0x60) # "SlaveID[0]"
    WriteI2C(0x65,0x60) # "SlaveAlias[0]"
    board.WriteI2C(UB954,0x71,0x1E) #RAW ID
    board.WriteI2C(UB954,0x7C,0xC1) #RAW 10 8BIT
    board.WriteI2C(UB954,0x33,0x03) #CSI OUT ENABLE
    board.WriteI2C(UB954,0x20,0x10) #CSI FORWARDING

  • 0 in reply to CHINGTE LU
    TI__Guru** 103215 points
    Hello,

    There is no difference in configuration needed between these two modes for 954. Just make sure that it is strapped for RAW12 HF mode. Please also verify the power sequence for the 933 matches the datasheet and take note that this includes the GPO2 pin.

    Best Regards,
    Casey