1,Can I not use 7 8 47 pin EEPROM? What is the main information stored inside?
2, MODE is low:the APLL output clock is selected as the clock source to drive the internal core of the chip and 6-MHz crystal or oscillator can used
MODE is high:XTAL1/CLK48 is selected as the clock source and 48-MHz oscillator