This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83822IF: DP83822IF RX_EN design for optical interface

Part Number: DP83822IF

Hi Team, 

My customer is using the DP83822IF for Optical interface design. 

They met one problem with the RX_ER PIN hardware design. This PIN is assumed to be configured as mode 4 according to the datasheet as SD_EN action low. 

However, in their boards some hardware could work fine with mode 4 while others couldn't but could work well with mode 1. 

When checking the EVM, it is just pull up, and didn't follow the datasheet's recommendation voltage level design. 

So here are the questions:

1. what mode does this PIN should be configured if optical interface is used? Mode 4 or mode 1? 

2. what is the suggested hardware design for mode hardware configuration?

3. why EVM don't follow the recommended design but still work?

4. If having understood the question above, it should be more easier for us to know why some of the customer production board can work well with mode 4 while others has to be set mode 1.

  • Hello Steven,

    Please follow the datasheet and set SD_EN high (mode 4, assuming you want RGMII_EN = 1). Also confirm that you have also strapped FX_EN = 1.

    It is important to read the notes, in '8.4.4.2 100BASE-FX Receive':

    Please let me know if you require any further clarifications.

    Thanks,

    Vibhu