• State
  • Locked Locked
  • Replies 3 replies
  • Subscribers 32 subscribers
  • Views 242 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

DP83848I: How to Configure DP83848I for Ethernet Compliance Testing?

DP83848K: DP83848K for Ethernet Compliance Testing

Teck
Prodigy 80 points
Part Number: DP83848K

HI,Friend,

      My PHY device is DP83848KSQ，I operate the Ethernet Compliance Testing for it.

      In order to  generate idle waveform for Compliance Testing,I used USB-to-MDIO to write 0x2100 to register 0x00,but the waveform's frequence is biger than the standard,so that  it couldn't be tested.

      I  want to know why and please provide me with some advice or document about this test.

THANKS,

Teck.

  • 0
    TI__Genius 11725 points

    Hi Teck,

    Which waveform frequency is bigger than the standard? What waveform are you measuring in this instance?

    Thank you,

    Nikhil

  • 0 in reply to Nikhil Menon
    Prodigy 80 points

    HI Nikhil,

          Idle Pattern Waveform of the standard as follows:

    However, when I write 0x2100 to register 0x00 in my device DP83848KSQ, the Idle Pattern Waveform  which DP8A848KSQ generates is not same as the standard. I want to know how to obtain  eye diagram correctly.

    THANKS

    Teck.

  • 0 in reply to Teck
    TI__Genius 11725 points

    Hi Teck,

    This waveform should be observed by placing a differential probe across either of the MDI pairs. Please ensure signal is terminated with a 100ohm termination. Can you paste a screenshot of the signal you are observing?

    After writing 0x2100 to register 0x0, what is the RX_CLK signal frequency? Is the waveform clean?

    Prior to link or writing register 0x0 = 0x2100, are you able to observe the FLPs?

    Thank you,

    Nikhil