Hi all,
I would like to disable auto-negotiation and force my DP83867IS to 100MBit connection (because SGMII auto-neg fails for me). I tried to follow the data sheet but it does not work. After power up, This is what I do:
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi all,
I would like to disable auto-negotiation and force my DP83867IS to 100MBit connection (because SGMII auto-neg fails for me). I tried to follow the data sheet but it does not work. After power up, This is what I do:
Hi Nico,
I noticed that you programed SGMIICTL1 for 6 wire mode. Is this correct for your design? Feel free to send a schematic of the connections as well.
Could you also read reg 0x11 and tell me the results?
Thanks,
Lysny
Hi Lysny,
the PHY sits on a Xilinx VCU118 board which requires 6-wire mode (https://www.xilinx.com/support/answers/69494.html). Reading 0x0011 results in 0x6f02, which looks alright. It seems that the external connection is up and running. Can we somehow check for errors at the SGMII side?
Thanks and best,
Nico
Hi Nico,
Yes, please check out the loopback modes! They allow you to verify that different stages within the PHY are working correctly.
Thanks,
Lysny