This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC5675A-SP: DAC5675A-SP operation at low EXTIO voltage

Part Number: DAC5675A-SP

We use the DAC5675A-SP to synthesize the transmit signal of one of our spaceborn systems. We plan to use the EXTIO voltage for the adjustment of the output power level. Hower the dynamic range, which corresponds to the recommended oparting range of EXTIO from 0.6V .. 1.2V, is too small for our application. The recommended range corresponds to 6dB dynamic - but we need approximately twice the value.

We build a breadboard, and the actual performance of the DAC is perfectly matching our needs, as we don't need the full resolution of the device (8..10 bits should be sufficient). We use EXTIO somewhere between 300mV and 1.2V, where 1.2V corresponds to the maximum DAC current of 20mA. At the low EXTIO voltages our system has plenty of margin as the power amplifier produces way less distortions with the small output signals. So it is acceptable, that the DAC generates a slightly worse output signal in the low EXTIO voltage range.

There is however one big question:
- is it OK to operate the DAC like that?
We checked the operation of the internal opamp, which receives the EXTIO and BIASJ voltages. This opamp seems to have rail-to-rail inputs, as it decreases the output current smoothly down to zero. (second question: is this obervation correct?).

  • Hi Peter,

    - is it OK to operate the DAC like that?

    [CY] Yes, operation like this is OK, however, as Table 7.5 of the datasheet states, VEXTIO should stay within 0.6V to 1.25V. Going outside of this range does not guarantee performance or , even, correct functionality. Damage to the device is not a concern as the absolute spec for the VEXTIO pin is -1V to VDD+0.3V. I understand that you measured one device down to 0V on VEXTIO and the DAC remained functional with some performance degradation. My only concern is will this hold true across a larger population.

    -We checked the operation of the internal opamp, which receives the EXTIO and BIASJ voltages. This opamp seems to have rail-to-rail inputs, as it decreases the output current smoothly down to zero. (second question: is this obervation correct?).

    [CY] Your experiment seems to imply the opamp can handle rail-to-rail inputs, however, I do not have access to the design database. If the design expertise is still available in TI I will pose the question to them. I will get back to soon once I know.

    Regards,
    Christian
  • Hi,

    As this device was developed in 2003, I was unable to find a design resource to support my inquiry. However, I believe your observations support the notion that the opamp allows for rail-to-rail inputs. With this I will close thread. Please feel free to get back to me if you have other questions or concerns.

    Thanks
    Christian