TPLD1202:

alexandre maurel

Prodigy 150 points

Part Number: TPLD1202

Tool/software:

Hi,

What are the maximum external frequencies for OSC0 and OSC1 ?

Regards

3 months ago

0 Malcolm Lyn 3 months ago

TI__Mastermind 26140 points

Hi Alexandre,

If the external clock pin is configured as a standard logic input, it will be 25MHz at 3.3V and 5V, and 10MHz at 1.8V. If it is configured as a low-voltage logic input, 10MHz at all voltages.

Best,

Malcolm

0 alexandre maurel 3 months ago

Prodigy 150 points

Although I guess I can't input 25MHz in OSC0 (10khz f max when the internal clk is used) ?

+1 Malcolm Lyn 3 months ago in reply to alexandre maurel

TI__Mastermind 26140 points

You should be able to input 25MHz to OSC0 as well. The frequency is limited by the pin/input structure and not the oscillator.

0 alexandre maurel 3 months ago in reply to Malcolm Lyn

Prodigy 150 points

with the version 1.50 which I just downloaded i have a warning message now (not on the previous version)

So what is official maximum speed ?

+1 Malcolm Lyn 3 months ago in reply to alexandre maurel

TI__Mastermind 26140 points

Hi Alexandre,

I see, this is correct, the McACMP is gated internally by the 10kHz oscillator so the external clock frequency cannot exceed 10kHz for that block.

However, in general the guidelines I gave are correct.

Best,

Malcolm

0 alexandre maurel 3 months ago in reply to Malcolm Lyn

Prodigy 150 points

Fully agreed. In meantime I did some tests with an external 25 Mhz clk without any issue. Rising a warning related to the maximum speed of the (sampled) analog comparator is the right thing to do in order not to make a mistake. Thks

Logic

Logic forum

TPLD1202: