The difference in delay between the individual channels on an individual part is referred to as channel-to-channel skew or output skew. This is typically not covered as a datasheet parameter for logic devices.
Some logic devices may contain a tsk specification in the datasheet, please refer to this specification in the switching characteristics table for the skew measurement.
For any TI logic devices that do not specify a skew parameter, we guarantee that the skew will be ≤ 1ns typical between any channel outputs at any one temperature. While across all temperatures the difference is up to ~3ns. Keep in mind that this applies to a single chip with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.
Here is the what to expect for typical max skew based on technology. These are not guaranteed though:
- TTL = 800ps
- Bicmos = 500ps
- CMOS is 250ps
We do not guarantee any part-to-part skew, however if they are from the same batch then typically they should also be limited to 1ns part to part skew.