Because of the holidays, TI E2E™ design support forum responses will be delayed from Dec. 25 through Jan. 2. Thank you for your patience.

  • State
  • Locked Locked
  • Replies 0 replies
  • Subscribers 16 subscribers
  • Views 2118 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

[FAQ] [H] Timing Parameters

Albert Xu1
Mastermind 26615 points

Use Cases & Part
Recommendations

Monostable Multivibrators

Voltage Translators

 Input Parameters Output Parameters
Power and Thermals Timing Parameters
 Logic Technology Quality and Manufacturing 
 Simulation Models
  1. [FAQ] What is the typical delay of a logic device in a particular logic family?
  2. [FAQ] What is the difference in timing between gates in the same device? How much skew is expected within a given logic device? What is the part-to-part skew?
  3. [FAQ] What is the maximum data rate (or operating frequency) for a logic gate or buffer?
  4. [FAQ] What method is best used for estimating specification values between those given in the datasheet?
  5. [FAQ] What is the output transition rate for a logic device?