• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Subscribers 30 subscribers
  • Views 361 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TMS570LS1114: SRAM ECC single BIT diagnostic function

TMS570LS1114: The problem of FLASH ECC

zhang xiaohong
Intellectual 730 points
Part Number: TMS570LS1114


I still have some doubts about the diagnosis of Flash， It is mentioned in the safety manual that the correction data of Flash will not be written into FLASH? thanks a lot。

  • +1
    TI__Guru**** 197486 points

    Hi Xiaohong,

    It is correct. The corrected flash data is not written back to flash. The corrected SRAM data is written to SRAM automatically.  

  • 0 in reply to QJ Wang
    Intellectual 730 points

    If the correction data of FLASH is not written back to FLASH, then a single-bit error will be corrected every time it is read?

    The function of the hardware error cache is to record the address where a single-bit error occurs(as long as a single-bit error will be recorded?). If only one address can be recorded, if a single-bit error occurs at other addresses, this address will not be recorded, and the corrected data at this address. It will not be written to FLASH, so will it trigger a single-bit error interrupt every time it is read?

    I may still not understand the concept of hardware error cache, please answer my doubts

  • +1 in reply to zhang xiaohong
    TI__Guru**** 197486 points
    zhang xiaohong said:
    If the correction data of FLASH is not written back to FLASH, then a single-bit error will be corrected every time it is read?

    If CPU reads from the same error address as last memory read, the CPU simply read from the cache instead of reading from the Flash since there is a match in the address. If CPU reads from a different flash address, it will read from flash, detect signal-bit ECC error, correct the data and save the corrected data to cache.

    zhang xiaohong said:
    if a single-bit error occurs at other addresses, this address will not be recorded,

    The new address and new corrected data are stored in the HW error cache.

  • 0 in reply to QJ Wang
    Intellectual 730 points

    Thanks for your reply，best regards.