Hi Erik,
based on your reply in my previous thread:
"I cannot provide exact measurements at this point but the delay that is being observed is due to software overhead involved with the interrupts being used to drive the example. The half clock cycle TCS value can be true while not being observed in this example as it is a hardware specification. Is there a specific value for the delay between CS and first clock cycle that you are trying to achieve?
EDIT: It is possible to get a half clock cycle delay with the AM263x CC and the MCSPI Loopback demo. There are two SYSCONFIG configurations needed:
1) Set mode of operation to Multi Master
2) Set Operating mode to polled mode"
Why should we set polled mode?
We are using FreeRTOS operative system and if we use a polled function we have to block a task in polling mode. We prefer to use the Interrupt mode on SPI management.
It's seem to us that you suggested a workaround.
Could it be a possible silicon bug on Sitara AM2634?
Waiting for your kind reply
Thanks
BR
Gianni