This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS570LS1227: Clarification on eQEP Position Counter Reset on Index Event mode and PCU and PCO flags applicability

Part Number: TMS570LS1227

Dear all,

In our application the position counter is configured to operate in Position Counter Reset on Index Event mode (QEPCTL[PCRM] = 00))

As per SPNU515C sec. 21.9.16 QFLG Register, table 21-20 QFLG Register Field Descriptions,

  • Bit 5 (PCU) is "Set on position counter underflow"
  • Bit 6 (PCO) is "Set on position counter overflow"

Are PCU and PCO flags also applicable to mode QEPCTL[PCRM] = 00? If so, are PCU/PCO flags set/cleared as depicted in  21.4.1.2 sec. Position Counter Reset on Maximum Position (QEPCTL[PCRM] = 01), Figure 21-9, graph legend OV/UF?

Thanks in advance for your time.

With my best regards,

Luis

  • Hi Luis,

    We started working on your issue and will try to provide an update ASAP.

    --

    Thanks & regards,
    Jagadish.

  • Hello Jagadish,

    I am writing this message to kindly ask what is the status of my query.

    Best regards,

    Luis

  • Hi Luis,

    I never get a chance to check this behavior.

    But as per the below highlighted statement from TRM

    Are PCU and PCO flags also applicable to mode QEPCTL[PCRM] = 00? If so, are PCU/PCO flags set/cleared as depicted in  21.4.1.2 sec. Position Counter Reset on Maximum Position (QEPCTL[PCRM] = 01), Figure 21-9, graph legend OV/UF?

    Yes, PCU and PCO flags also applicable to mode QEPCTL[PCRM] = 00 (Position Counter Reset on Index Event).

    Yes, PCU/PCO flags set/cleared as depicted in  21.4.1.2 sec. Position Counter Reset on Maximum Position (QEPCTL[PCRM] = 01), Figure 21-9, graph legend OV/UF

    --

    Thanks & regards,
    Jagadish.