TMS570LC4357: Does flash wrapper ecc calculation ?

Hi,

Zonguldak's Rose <3 said:

In this link above there is a clear explanation about L2RAMW. I understood that there is a SECDED mechanisim on L2RAMW ECC calculation on CPU and after that there is another ECC calculation on L2RAMW. Is my understood is true ?

Yes your understanding is correct.

Zonguldak's Rose <3 said:

Do these operations occur in the same way on Flash? Is an ECC calculation made on the flash wrapper too or is only the data obtained from the CPU used?

Not exactly the same way as RAM, because here the ECC data should need to be programmed to the flash along with the application program unlike RAM where the ECC will be calculated and programmed during each write operation.

And similar to the RAM for each 64bit data there will be an 8-bit ECC value.

 Now similar to the RAM, If CPU performs a read operation, the entire 64-bit data and the 8-bit ECC are returned by the flash to the CPU. The CPU will first perform ECC checking by passing the 64bit data and corresponding address lines.

For more details refer below application notes:

ECC Handling in TMSx70-Based Microcontrollers_spna126.pdf

--
Thanks & regards,
Jagadish.

Thank you.

If there is a write operation on flash, what will be the sequence ? I understood that from your answer, If CPU write a data to flash there will be ECC calculation only on CPU side, and flash wrapper won't calculate ECC. Is that true ? 

Thank you for your help.