This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi Baruch Einziger,
Thanks for your query.
Can you prvode more info of your use case ?
Regards
Ashwani
Dear Ashwani,
There is a significant difference between single-core and multi-core applications.
I have designed an application that utilizes all the cores of the AM2434. In this application, the first core manages 1GB UDP communication, while another core processes the received messages and returns the output messages to Core R00, which then sends them back to the host via Ethernet UDP.
I discovered that the SDK examples provided were not very helpful in this process, as activating the multi-core processor is a complex task. Handling aspects like cache coherency, shared memory, DMA, and non-cacheable segment zones is challenging. However, providing clear and practical examples for such tasks could save customers significant time and effort.
Currently, I am finalizing my basic inter-processor communication, which has taken me more than a week. I believe that if TI were to offer examples like these, it would make the Sitara family more appealing and user-friendly to customers.
Best regards,
Baruch Einziger
Hi Baruch Einziger,
Below example will work as refernce for you.
AM64x MCU+ SDK: Intercore Ethernet Packet Exchange With ICSSG, Using LwIP Bridge
Regards
Ashwani