This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Tool/software:
Hi TI Experts,
Customer is working on AM2432 SDK9.2.
Environment: They are using AM24x LaunchPad Board.
They are currently implementing the firewall applications on Main R5fss0-0 & Main R5fss1-0 respectively.
With the same firewall configuration below for UART0 instance, they could run normally on Main R5fss0-0, but will fail on Main R5fss1-0.
When it fails on Main R5fss1-0, the result is shown below.
Apart from this, customer also tried the same configurations for GPIO instance firewall, and the result is the same, run normally on Main R5fss0-0, but will fail on Main R5fss1-0
Hence, there are two questions from customer below.
1: Is there some configurations setup not correct which may cause this problem?
2: If the configurations are correct, then does that mean only Main R5fss0-0 core could do the firewall, and Main R5fss1-0 is not possible? Is this result the same that apply to AM2432 ALX?
Many Thanks,
Kevin
Dear Kevin,
Could you please request customer connect the DMSC_Cortex_M3_0 core to CCS, then use tool “memory view” capture the address 0x45008c00 -- 0x45008cff register value here. Thanks.
Regards,
Linjun
Hi Linjun,
Customer is working on LaunchPad Board (HS-FS), the M3 JTAG is close, so cannot read the register you mentioned.
Thanks,
Kevin
Hi kevin,
About region firewall configuration, we can get info from AM64X Firewall Descriptions — TISCI User Guide, all the firewall owner is DMSC, in the column CBA_PERMISSION_0, we can see few FW_ID approved to main_0_r5_0_secure,rwcd , it’s obviously R5F1_0 can’t write most of this register directly
Regards,
Linjun
Hello,
At the application stage, only the R5FSS0-0 core can configure the firewalls using the Firewall module in the Sysconfig.
Regards,
Prashant