This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello team,
I got the following question. Could you please help to answer.
We use TMS570LS3137 in our project were we want to use SPI in dual and quad parallel modes. We need advice on how to correctly setup the SPI for this modes.
We are able to set dual/quad mode and the data are sent on the bus as described in datasheet. However we have problem with bit-ordering.
In the datasheet we see that data are sent in the following order (in dual mode):
SIMO[1]: 15 - 14 - 13 - 12 - 11 - 10 - 9 - 8
SIMO[0]: 7 - 6 - 5 - 4 - 3 - 2 - 1 - 0
However other devices with dual/quad SPI usually expect following order:
SIMO[1]: 15 - 13 - 11 - 9 - 7 - 5 - 3 - 1
SIMO[0]: 14 - 12 - 10 - 8 - 6 - 4 - 2 - 0
(For quad mode it is similar, just with 4 lines.)
Is there a way how to setup SPI on TMS570 for this bit order? How is the correct communication with such devices achieved?
Thank you in advance for your help and please, let me know if you need further clarification of the problem.
Thanks,
Peter
Peter,
It is the way it is mentioned in the TRM (first way you wrote) and the 2nd way isn't possible on the MibSPI on these devices.
-Anthony