This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Tool/software: Code Composer Studio
I'm using TM4C1294XL Launchpad in one project with six to seven SPI interfaces, therefore I'm using Tivawave softSPI driver library. My question, what is the max clock rate the softSPI core can support?
Thanks,
Guoping
May it be asked if you've considered - instead of 6-7 (different) SPI channels - deploying (just one) SPI Module? Your use of, "GPIO Controlled, Individual, SPI Slave Chip Selects" enables ONE SPI Module to "transact w/multiple Slaves" - provided the SPI Module's "FSS" signal is disabled. (and replaced by unique GPIO outputs)
Firm/I have done "just this" - but I recall FIVE Slaves - as our implementation. (more were likely to work)
This method enables you to transact at FULL SPI Module Clock Rate - surely a substantial improvement over (your earlier - far slower) "Soft SPI."
In the event that (certain) of your Slaves demand "different SPI protocols" you may:
Do look again to what's been added to that initial post.
There was NO Indication of "varying SPI protocols" included w/in your first post. I've properly "adapted" to that Newly Introduced Demand, now...