• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 648 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

LAUNCHXL-TMS57004: CPLD Chip

LAUNCHXL-TMS57004: SPI

GUNIT SINGH
Intellectual 690 points

Part Number: LAUNCHXL-TMS57004
Other Parts Discussed in Thread: HALCOGEN

Dear All,

I need to communicate multiple bytes of data between TMS57004 to TM4C1294 XL.

So I am planning to use SPI protocol in which TMS 57004 acts as master and TM4C1294XL acts as the slave.

Is this a correct way?

Secondly, How to use TMS57004 as SPI master?

Regards,

Gunit 

  • 0
    TI__Mastermind 49120 points
    Gunit,

    Following up from my previous post about the RTI configuration using HALCoGen, you can also get examples of SPI communication from the HALCoGen help menu.
  • 0 in reply to Sunil Oak
    Intellectual 690 points

    Dear Sir,

    Thanks for replying.

    I tried running the example named  "example_mibspi_trigger_tick".  But I have certain doubts regarding implementation.

    1. In example what is meant by DIR and how to set that?

    2. In my halcogen it is not showing SOMI[1], SOMI[0] it is only showing SOMI.

    3. What would the configuration of SCS[3]-SCS[0] pins?

    4. How to verify whether the code is working properly or not?

    I am attaching the CCS project below. Please help me in resolving the issue? 5148.MIBSPI.rar

    Regards,

    Gunit

  • 0 in reply to GUNIT SINGH
    TI__Mastermind 49120 points
    Gunit,

    All your questions are easily answered by the MibSPI/SPI chapter in the technical reference manual. For example, DIR bits control the direction of the signals (input or output).

    Please let me know if you cannot find the required info in the TRM.

    Regards,
    Sunil