This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
From my earlier ticket with TI (refer to: https://e2e.ti.com/support/legacy_forums/hirel/f/935/t/536319), interrupts can be nested. I tried to nest IRQ interrupt by setting the 'I' bit in CSPR register to 0. I confirmed that the same interrupt was hitting again (nesting), but this was corrupting the stack. Once the ISR was complete it would crash. From the earlier ticket Anthony mentioned about pushing LR and SPSR onto stack in order to avoid corrupting the stack. Can you please provide an example of this?
Pinakin
Pinakin,
Unfortunately I do not have any examples of nested interrupts for the R1B1M.
Regards,
Wade