Hello team,
Our customer is developing their system with TM4C1290NCZAD. TM4C1290 is configured as I2C Master(System clock :120MHz). Recently, customer noticed there were reflected signals which TM4C1290 drives on SCL-line during Read-access.I attached customer’s evaluation result (TM4C1290NCZAD_SCL.pptx).
Would you consider there is any issue for TM4C1290 by this SCL-falling-signal?
Also, customer wants to know how TM4C1290 latches Read-Data during Master read. In the case of TM4C1290 device, Is Read-data latched by voltage-high-Level? Or by SCL rise-clock-edge? Could you please clarify it, please?
Best regards,
Miyazaki