• State
  • Locked Locked
  • Replies 5 replies
  • Subscribers 30 subscribers
  • Views 428 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS570LC4357: Differences between RAM12 "Software Test of SRAM Wrapper Address Decode and ECC" and RAM17 "Redundant Address Decode Self Test"

Stephan HERMANNS
Intellectual 590 points
Part Number: TMS570LC4357

Hello to the Hercules support team,

(Q1) Could you please describe how to execute a "Redundant Address Decode Self Test" called as RAM17 in section 7.112 of the SM spnu540a of the TMS570LC4357?

I guess the diagnostics RAM12 for latent faults of RAM5 called in section 7.135 of the above SM are described in section 8.2.6 of the TRM spnu563a.
But i didn't find a procedure how to execute a RAM17 selftest.
Is RAM17 really a selftest with the actual meaning that the L2RAMW is carrying out a test of itself?

Thank you all for supporting us

Stephan

  • 0
    TI__Guru**** 196776 points

    Hello Stephan,

    The test procedure for "Redundant Address Decode Self Test" is listed in 8.2.6:

    1. Write 0x0 or any value to DIAG_DATA_VECTOR_H, DIAG_DATA_VECTOR_L

    2. write the ECC value (for example 0x0c) of data vector in stel #1

    3. In RAMTEST, write TEST_ENABLE field with Ah and TEST_MODE field with the choice of inequality or equality testing for redundant address decoding and SECDED multifunction diagnostics.

    4. In RAMTEST, write TRIGGER bit.

    5. check error status register (RAMERRSTATUS), and ESM Group2 status register.

  • 0 in reply to QJ Wang
    TI__Guru**** 196776 points

    SW test of SRAM Wrapper Addr Decode and ECC:

    My understanding is to directly access the ECC bits in the memory map to insert single bit and dual bit errors.

    You can use the API defined in SafetyLibrary for ECC error injection test:

    SL_SelfTest_SRAM()

  • 0 in reply to QJ Wang
    Intellectual 590 points

    Dear QJ,

    Thank you for your explanations. Now i understand what each of the tests RAM12, RAM13 and RAM17 focuses on.

    The RAM17 and its description in section 8.2.6 of the TRM spnu563a is still a mystery for me.
    There's a figure showing some aspects of the diagnostics of the redundant address decode RAM5 within the (L2RAMW):

    Do you know whether there is a more comprehensive drawing showing the registers DIAG_DATA_VECTOR_H, DIAG_DATA_VECTOR_L, DIAG_ECC too?

    Thank you inadvance!

    Stephan

  • 0 in reply to Stephan HERMANNS
    TI__Guru**** 196776 points

    Hi Stephan,

    DIAG_DATA_VECTOR_H, DIAG_DATA_VECTOR_L, DIAG_ECC are used for SECDED multifunction diagnostics. I don't have a similar diagram as one you posted.

  • 0 in reply to QJ Wang
    Intellectual 590 points

    Hi, QJ,

    Thank you for hint regarding SafeTILib.

    We're currently investigating how to populate DIAG_DATA_VECTOR_H, DIAG_DATA_VECTOR_L, DIAG_ECC in detail.
    If we are succsessful we'll post a more comprehensive diagram showing how DIAG_DATA_VECTOR_H, DIAG_DATA_VECTOR_L, DIAG_ECC are working in detail.

    Stephan