• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 82 subscribers
  • Views 342 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28P650DK: Memory addressing for PIE registers for CPU1/CPU2

Wayne Huang
Genius 17155 points

Part Number: TMS320F28P650DK

Tool/software:

Hi champs,

I am asking this for our customer.

The PIE related registers and interrupt tables for CPU1 and for CPU2 are different and independent, right?

But from CCS memory addressing, they seem same.

For example, PIEIER for CPU1 and for CPU2 are like below.

The user is confused why the memory addressing looks same for two CPU cores because they are different physical memories....

Would you please help us clarify?

  • +1
    TI__Mastermind 26000 points

    Hi Wayne,

    Yes, CPU1 and CPU2 have different ePIE modules in physical memory.

    However, the addressing for both is the same. The register values you see in the memory browser (as well as in the Register View) should reflect the core that is selected as active in the Debug window.

    Best Regards,

    Delaney