- Ask a related questionWhat is a related question?A related question is a question created from another question. When the related question is created, it will be automatically linked to the original question.
Original question:
Hi
I use the F28M35 to connet 2 SRAM base on the EPI-16-bit Host Mode。
I don't know how configurate some espiecial pin.
For example, EPI0S36 ----A11------PB7_GPIO15
at the hw_gpio.h
#define GPIO_PCTL_PB7_M 0xF0000000 // PB7 mask
#define GPIO_PCTL_PB7_NMI 0x40000000 // NMI on PB7
#define GPIO_PCTL_PB7_MIIRXD1 0x70000000 // EMAC MIIRXD1 on PB7
#define GPIO_PCTL_PB7_I2C0SCL 0xD0000000 // I2C0SCL on PB7
#define GPIO_PCTL_PB7_U1RX 0xE0000000 // U1RX on PB7
#define GPIO_PCTL_PB7_SSI1FSS 0xF0000000 // SSI1FSS on PB7
there are not the definition as below;
#define GPIO_PCTL_PB5_EPI0S22 0x00800000 // EPI0S22 on PB5
user5358342,
Some phase difference in WE and CS transition is typically acceptable because the asynchronous memory interface will begin transactions upon overlapping assertions of CS and WR or RD. The key careabouts are that the address signals are valid before CS and WR or RD are asserted, and that the CS and WR or RD signals are asserted long enough for the data to be latched.
Can you check on your CSCFGEXT,CSCFG settings? A11 is only available on EPI0S36 under certain combinations and I cannot decode what values you are using:
-Tommy
user5358342 said:Today , the SRAM1 which is connet the CS0 is working . I can write a espcial date and then read the correct date in the same memory address.1: the CCS memory window are not able to read back correct values.
CCS fills in the memory window by accessing SRAM through the CPU that you are actively debugging. If you are able to access SRAM through program execution, you should be able to read the memory contents through CCS at the same point in the program (for example, at a breakpoint). Make sure that you have the Cortex_M3 selected if accessing memory space at 0x60000000:
user5358342 said:2:,there is a problem that the chip will be in reset cycle (the pin which connect the XRS and ARS will be low in a short time ) when I want to use the SRAM2 which connect CS2。 the CS2 is connet the PE4-GPIO28。
now ,I have don't found the solution of the problem.
the first question that it is still not work.
the second question is solved . the anwser is that the size of the second SRAM is setted too samller ,so the chip will be reset when i write the more data than the setting.
now , I can read and write the data in the SRAM1 and SRAM2 .
but the procedure is working in the master-M3 ,I want the procedure can work in the control-C2。
I found the error as the below ,but I don‘t know how to solve that.
user5358342 said:
the first question that it is still not work.
The dashed lines in CCS means that the memory region is not configured for visibility. This information is contained in the target configuration GEL file. You can view the GEL file from the CCS Debug Perspective by selecting the target core (M3 in this case) and Tools >> GEL Files.
You can either update the CCS Memory Map with information about the 0x60000000 address space, or you can bypass the CCS Memory Map feature entirely.
To bypass the feature, comment out the all of the Memory Map function calls in StartUp() except for MapOff:
hotmenu StartUp()
{
/* Load the CortexM3_util.gel file */
GEL_LoadGel("$(GEL_file_dir)/CortexM3_util.gel");
GEL_MapOff();
/*
GEL_MapReset();
GEL_MapOn();
F28M35H52C1_Memory_Map();
*/
}To add the definition for 0x60000000, modify the F28M35H52C1_Memory_Map function to include:
GEL_MapAddStr(0x60000000, 0, <Your SRAM size>, "R|W", 0); /* EPI CS0
user5358342 said:now , I can read and write the data in the SRAM1 and SRAM2 .but the procedure is working in the master-M3 ,I want the procedure can work in the control-C2。
I found the error as the below ,but I don‘t know how to solve that.
1. your solution is great , I can see the change of the memory 0x6000 0000 in the CCS .Thank you!
2.
I want to use the driverlib.lib ,so I copy the file to a project for c28.
EPI_C28.c is the configuration of EPI.
startup_ccs.c and internalLB_SPI.c is the file which copy by the controlSUITE
I have a new question , now I can use the C28 to accesss the SRAM ，
the CCS memory map show the error that not each data is showed,but it is right when I read the data "1,2,3,4,5......."
