This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28377D-EP: Local Shared Ram access arbitration

Part Number: TMS320F28377D-EP

Does each of the LSx memory blocks has it's own arbitration logic?

Let's imagine the situation when CPU1 and CPU.CLA1 are running the code. CPU1 uses only LS1, CPU1.CLA1 uses only LS2.

What I'm interested in is whether CPU1 accesses to LS1 may delay CPU1.CLA1 accesses to LS2 (or vice versa) because of access arbitration ?

Is there a common arbitration logic for all LSx blocks or each of the LSx blocks has it's own arbitration ?

  • Hi,

    Does each of the LSx memory blocks has it's own arbitration logic?

    Yes, each LSx RAM block have separate arbitration logic so access from different masters to different RAM block does not create any arbitration delay.

    Regards,

    Vivek  Singh