• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 82 subscribers
  • Views 201 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28335: With SPI and flash communication, how can CS# chip selection signal continue to pull down?

F.F
Genius 3095 points
Part Number: TMS320F28335

Dear team:

In flash communication, I need SPI to send address and data after sending instruction, but SPI always raises CS bit after sending 8-bit control command, so I can't continue sending address and data.

Now I use an ordinary GPIO as the pin of the chip selection signal. Does TI have any other better solution?

Best regards

  • 0
    TI__Guru 53195 points

    The CS will stay low in the case of quick back-to-back transfers like those coming out of the FIFO. Are you using the FIFO? Are you able to get your whole transmission queued up in the FIFO at once? If not, you will not be able to use the hardware CS and will have to continue using a GPIO.

    Whitney