• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 82 subscribers
  • Views 377 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LAUNCHXL-F280049C: Using ADCSOCAO or ADCSOCBO Event Trigger for External ADCs on board.

Amit Mathukiya
Intellectual 540 points
Part Number: LAUNCHXL-F280049C

Hi 

I would like to get some more information on these signals ADCSOCAO and ADCSOCBO. 

Based on my understanding from SPRUI33C reference manual, these signal can be made available on the GPIO in two different ways.

1. They are directly muxed to GPIO8 and GPIO10 respectively and can be accessed on respective GPIO without using X-BAR Output. Referring to Table 8-5 page no. 888

2. Using GPIO Output X-BAR by selecting proper signal and associated mux (13.1 and 15.1 from Table 9-4) on desired OUTPUT1-8. Section - 9.2.3 page no. 996.

Is this correct understanding? 


Would the ADC SOC process start simultaneously at the same time on internal F280049C ADCs and external ADCs (assume SOC is configured to be triggered by this signal)?

Best,

Amit Mathukiya

  • 0
    TI__Guru 60865 points

    Hi Amit,

    Yes, you can get these signals on the two GPIO channels by only modifying the GPIO mux.  You can get them on other channels that have output X-BAR lines by setting up the output X-BAR and also the GPIO mux.

    If you consider the sampling instant to be the end of the S+H phase, then it should be possible to get the first samples to be simultaneous if you adjust the C2000 (and/or external ADC) S+H time such that the trigger qualification time + S+H times match.  For subsequent samples in a sequence, you'd need to get the total S+H time plus conversion time of the external ADC to match the S+H time plus conversion time of the internal ADC (probably by again adjusting the S+H time of the internal ADC).     

    I'm not sure if in the above instance there will be some jitter between the internal and external ADC times based on the asynchronous nature of the trigger qualification in the external ADC.