This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Dear Champs,
Could you kindly help double confirm below use case?
If we use CPU1 control QEP, could we let CPU2 "read only" the register values of QEP rather than using IPC?
Because customer hope to save the time latency of QEP on CPU2.
If you have any suggestions, please feel free to let me know.
Thanks a lot.
Hi Janet,
If we use CPU1 control QEP, could we let CPU2 "read only" the register values of QEP rather than using IPC?
No, CPU2 can not read the register of QEP in this case. It has to be passed from CPU1 via IPC to CPU2.
Regards,
Vivek Singh
Dear Vivek,
We also tried to use GS RAM to copy the register value from CPU1 to CPU1, but it still need some time.
If customer hope to save the time latency of QEP on CPU2, how can we do?
Or we all need IPC on any way?
Thanks a lot.
Dear Vivek,
Could you kindly give me any suggestions for saving time latency of "Only Read another core peripheral"?
Is using GS RAM?
If you have any suggestions, please feel free to let me know.
Thanks a lot.
Janet,
Yes, customer can use the GSx RAM to store the read value from CPU1 and then CPU2 can access it but it'll have same latency as via IPC (using MSG RAM). I don't think we have any other way around for this.
Regards,
Vivek Singh
Dear Vivek,
Understood.
I will communicate with customer to discuss the effect of the time delay.
If there still is any concerns, will post a related question to team.
Thanks a lot.